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Practical Active Disturbance Rejection Control:
Bumpless Transfer, Rate Limitation and Incremental
Algorithm
Gernot Herbst
Abstract—Practical applications of controllers often impose
further requirements on the implementation beyond the actual
control performance, such as the ability to switch between
manual and automatic control or between different control laws
or controller parameter settings, known as bumpless transfer.
Another common requirement is to limit the control signal in
magnitude and/or rate. This article examines and extends several
discrete-time variants of active disturbance rejection control
(ADRC), which is increasingly being applied especially in the field
of power electronics and drives, in this regard. Detailed guidelines
for practical ADRC implementations with these abilities are
presented, and all features are being demonstrated with the help
of simulation examples.
Index Terms—Active disturbance rejection control (ADRC),
incremental algorithm, bumpless transfer.
I. INTRODUCTION
ACTIVE disturbance rejection control (ADRC) has arisenas a control paradigm that adopts a broader sense of
disturbances in control loops [1]–[3]. While incorporating
elements from modern control theory, the user is being relieved
from the necessity of detailed plant modelling, and tuning the
controller becomes quite straightforward [4].
Apart from extensions to the ADRC concept such as han-
dling of time-delay systems [5] and theoretical studies such
as the examination of its stability properties [6], a significant
increase in applications of ADRC across different domains can
be observed in recent years [7], ranging from power electronics
[8], [9] to machines and motion control [10]–[13] and other
areas [14]–[16]. With the rise of practical applications of
ADRC, it becomes increasingly necessary to cover several
practical aspects of an ADRC implementation that are often
overlooked in theory-focused studies. To that end, this article
will develop guidelines for a discrete-time implementation
(both non-incremental and, as a new addition, incremental)
that enables a magnitude and/or rate limitation of the control
signal as well as bumpless changes to the controller.
The remainder of this article is organised as follows: Since a
digital implementation of ADRC is being assumed for almost
any practical application, the discretisation and parameterisa-
tion of linear ADRC will be repeated in Sect. II. Based upon
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that, an incremental formulation of ADRC is being introduced
in Sect. III, which can be employed as a replacement or
in conjunction with other incremental controller algorithms.
As the main contribution of this article, Sect. IV and V are
devoted to two major aspects important to a practical ADRC
implementation: magnitude and rate limitation of the control
signal generated by an ADRC controller on the one hand,
and performing bumpless changes to the controller (online
parameter changes and enabling the controller) on the other
hand. As a result of this article, all steps are described that
are required for a non-incremental or incremental ADRC
implementation with or without magnitude/rate limitation and
the ability for bumpless changes to the controller.
II. REVIEW OF DISCRETE-TIME ADRC
A. Brief Summary of Continuous-Time ADRC
We start with a simple model of a linear n-th order plant
with output y, input u and input disturbance d as given in (1):
y(n)(t) +
n−1∑
i=0
ai · y(i)(t) = b · u(t) + e · d(t) (1)
In (1), b is now being split into a (known) approximate value
b0 and an unknown remainder ∆b. For the controller design,
b0 will be everything one needs to know about a plant when
using ADRC. With b = b0 + ∆b we rearrange (1) into (2).
The key idea of ADRC is to assume an n-th order integrator
behaviour for any n-th order model and to combine both actual
disturbances and modelling errors (including all derivatives
y(i)(t) for i < n, which are being ignored in the model) in a
so-called generalised disturbance f :
y(n)(t) = −
n−1∑
i=0
ai · y(i)(t) + e · d(t) + ∆b · u(t)︸ ︷︷ ︸
generalised disturbance f(t)
+b0 · u(t)
= f(t) + b0 · u(t) (2)
In many practical applications, plants are dominated by a
first- or second-order low-pass behaviour. For these two impor-
tant cases, the modelling approach and generalised disturbance
will be given in the following:
1) T · y˙(t) + y(t) = K · u(t) + d(t)
is being modelled as a first-order integrator as follows:
y˙(t) = − 1T · y(t) + 1T · d(t) + ∆b · u(t) + b0 · u(t)
= f(t) + b0 · u(t) with b0 ≈ KT
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ProcessKP
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yˆ = xˆ1
fˆ = xˆ3
− −−
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KD
˙ˆy = xˆ2
Fig. 1. Control loop structure with active disturbance rejection control
(ADRC) for a second-order process.
2) T 2 · y¨(t) + 2DT · y˙(t) + y(t) = K · u(t) + d(t)
is being modelled as a second-order integrator:
y¨(t) = − 2DT · y˙(t)− 1T 2 · y(t) + 1T 2 · d(t) + ∆b · u(t)
+ b0 · u(t)
= f(t) + b0 · u(t) with b0 ≈ KT 2
In linear ADRC, a Luenberger observer is then being set up,
where the process model includes a constant input disturbance,
which will be the estimation of the generalised disturbance f :
˙ˆx(t) = (A−LC) · xˆ(t) +B · u(t) +L · y(t) (3)
For the first- and second-order case the respective matrices
A, B and C are:
1) A =
(
0 1
0 0
)
, B =
(
b0
0
)
, C =
(
1 0
)
2) A =
0 1 00 0 1
0 0 0
, B =
 0b0
0
, C = (1 0 0)
Using the estimated state variables xˆ, a state space con-
troller with disturbance rejection is employed [17], which can
in general be formulated as follows:
u(t) =
KP
b0
· r(t)−wT · xˆ(t) (4)
For the second-order case, the structure of the control loop
is given in Fig. 1. In (4), the feedback gain vector w is chosen
depending on the order of the dominant plant dynamics:
wT =

(
KP 1
)
· 1b0 (first-order case)(
KP KD 1
)
· 1b0 (second-order case)
(5)
For the first- and second-order case, these controllers resem-
ble P- and PD-controllers acting on first- and second-order
integrator plants y(1/2)(t) = f(t) + b0 · u(t), respectively.
Tuning KP and KD in (5) according to the desired closed-
loop dynamics is therefore straightforward. As a final step,
the observer gains L in (3) have to be chosen such that the
observer poles are far enough left of the closed-loop poles in
order to enable the disturbance observer to handle both actual
disturbances and the (intentional) modelling error.
A common choice is to place all closed-loop poles at
one location sCL = −ωCL (bandwidth parameterisation, cf.
[18]) and all poles of the extended state observer at sESO ≈
(3 . . . 10) · sCL.
This concludes the brief summary of the continuous-time
case of linear ADRC. A more detailed and elaborate introduc-
tion can be found in [17].
BESO
u(k−1)
LESO
y(k)
AESO z−1
xˆ(k)
Fig. 2. Discrete-time extended state observer as given in (7).
KP
b0
r(k)
wT
u(k)
xˆ(k)
−
Fig. 3. Discrete-time control law as given in (9).
B. Discretisation
For a discrete-time implementation, the matrices A, B and
C from the the state space process models can be transformed
into their discrete-time counterparts by zero-order hold (ZOH)
discretisation as follows:
Ad = I +
∞∑
i=1
Ai · T isample
i!
Bd =
( ∞∑
i=1
Ai−1 · T isample
i!
)
·B
Cd = C
(6)
For the discrete-time observer in ADRC, it is beneficial to
employ the current observer (depicted in Fig. 2) as opposed to
the predictive observer approach in order to include the most
recent measurement y(k) for the estimation of xˆ(k), cf. [19]:
xˆ(k) = AESO · xˆ(k−1)+BESO ·u(k−1)+LESO ·y(k) (7)
with
AESO = Ad −Lc ·Cd ·Ad
BESO = Bd −Lc ·Cd ·Bd
LESO = Lc
(8)
The discrete-time control law (depicted in Fig. 3) does not
change (apart from exchanging time t with the current sample
point k), and the same feedback gain vector w as given in (5)
is being used:
u(k) =
KP
b0
· r(k)−wT · xˆ(k) (9)
C. Parameterisation
For the control law (9), one needs to choose b0, KP and
(only for second-order ADRC) KD. While b0 represents the
approximate knowledge of the process (cf. Sect. II-A), the
actual controller parameters KP and KD can, for instance, be
set by placing the closed-loop poles according to a desired
settling time. For first- and second-order ADRC, this leads to:
1) KP = −sCL with sCL ≈ − 4
Tsettle
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Process
KP
b0
Observer
u yr
x˜1
x˜3
−−
x˜2
−
Fig. 4. Control loop with modified (second-order) ADRC structure and
transformed state variables x˜ according to (13) and (11).
2) KP =
(
sCL
)2
, KD = −2 · sCL with sCL ≈ − 6
Tsettle
The observer poles have to be placed far enough to the left
of the closed-loop poles in the s-plane, e. g. by a common
location sESO = kESO · sCL ≈ (3 . . . 10) · sCL. However a
compromise between disturbance rejection and noise sensitiv-
ity has to be found when placing the observer poles [17]. For
the discrete-time implementation, the desired observer poles
have to be mapped to the z-plane via zESO = es
ESO·Tsample .
Finally the necessary observer gains can be computed [19]:
Lc =

1− (zESO)2
(1−zESO)2
Tsample
 (first-order ADRC)

1− (zESO)3
3·(1−zESO)2·(1+zESO)
2·Tsample
(1−zESO)3
T 2sample
 (second-order ADRC)
(10)
D. Lag-Reduced Form and Implementation
For time-critical applications, the discrete-time implemen-
tation of ADRC can be improved regarding its computational
lag to a certain extent, especially the computation of the next
control signal value u(k) after a new measurement y(k) has
become available. In [17], an idea was presented to reduce
the computational effort in the control law (9) by using a
transformed state vector x˜ = T−1 · xˆ such that the feedback
gain vector w is reduced to an all-ones vector matching the
number of observed state variables, cf. Fig. 4. The control law
then becomes:
u(k) =
KP
b0
· r(k)−wT · x˜(k) (11)
with
wT =

(
1 1
)
(first-order ADRC)(
1 1 1
)
(second-order ADRC)
(12)
The observer has to be adapted accordingly:
x˜(k) = A˜ESO ·x˜(k−1)+B˜ESO ·u(k−1)+L˜ESO ·y(k) (13)
with
A˜ESO = T
−1 ·AESO · T
B˜ESO = T
−1 ·BESO
L˜ESO = T
−1 ·LESO
(14)
u(k−1)
y(k)
LESO
BESO
AESO−I z−1
xˆ(k)
∆xˆ(k)
Fig. 5. Discrete-time extended state observer with incremental output as given
in (16).
The transformation matrix T−1 needed to obtain the trans-
formed state variables leading to the simplified feedback gain
vector is:
T−1 =

1
b0
·
(
KP 0
0 1
)
(first-order ADRC)
1
b0
·
KP 0 00 KD 0
0 0 1
 (second-order ADRC)
(15)
The computation of the observer and controller equations
can be simplified further such that an updated control signal
value u(k) can be provided requiring only one addition and
one multiplication after a new measurement y(k) has become
available, cf. [17] for details.
III. INCREMENTAL ADRC
As a first contribution of this article, a novel incremental
form of ADRC will be introduced in this section, resulting in
a control law for an incremental control signal value ∆u(k).
In order to derive a set of incremental equations, one
has to substitute (17) into (7) and solve for ∆xˆ. For the
incremental control signal value ∆u, (19) has to be put in
(9). The incremental implementation of ADRC consists of the
following four equations:
∆xˆ(k) = (AESO − I)·xˆ(k−1)+BESO·u(k−1)+LESO·y(k)
(16)
xˆ(k) = xˆ(k − 1) + ∆xˆ(k) (17)
∆u(k) =
KP
b0
·∆r(k)−wT ·∆xˆ(k) (18)
u(k) = u(k − 1) + ∆u(k) (19)
The incremental observer as given in (16) and (17) is
depicted in Fig. 5. If the incremental implementation shall be
based on the lag-reduced form from Sect. II-D, the structure
of these equations does not change, only the matrices AESO,
BESO and LESO as well as the state vector xˆ have to be
exchanged with their transformed counterparts A˜ESO, B˜ESO,
L˜ESO and x˜, respectively. Additionally, the feedback gain
vector w from (12) has to be used in (18) in this case.
Regarding their functionality and control performance, the
non-incremental and incremental forms of ADRC are iden-
tical. However, a rate limitation of the control signal can be
implemented in a more straightforward manner when using the
incremental form. It also facilitates easier switching between
different incremental controller types that act on the same
integrator, or when using actuators with integral behaviour.
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u(k)
−
ulim(k−1)
z−1
ulim(k)
∆umaxmin u
max
min
Fig. 6. Discrete-time magnitude and rate limiter.
ulim(k)r(k)
Controller
Process
y(k)
Limiter
KP
b0
wT
u(k)
xˆ(k)
− −
ulim(k−1)
z−1
∆umaxmin u
max
min
BESO
LESO
AESO z−1
xˆ(k)
Observer
Fig. 7. Structure and implementation of a control loop based on discrete-time
ADRC with magnitude and rate limitation.
IV. MAGNITUDE AND RATE LIMITATION
A typical problem that can arise if control signals run into
saturation is integral windup of the controller. The second
contribution of this article, presented in the following, is
therefore to examine the non-incremental and incremental
forms of ADRC in this regard. As will be demonstrated, even
a rate limitation of the control signal can be implemented
relatively easily, which has to be seen as a major practical
feature of ADRC for industrial applications.
Regarding the control signal saturation problem, [17] in-
dicates that ADRC does not suffer from integral windup if
the saturated control signal is fed into the observer. This is a
technique already known from [20] in order to prevent windup.
The same holds true if a control signal is rate-limited, e. g.
when using a magnitude and rate limiter as depicted in Fig. 6,
which is described as follows:
ulim(k) = sat
umax
umin
(
ulim(k − 1)+
sat∆umax∆umin
(
u(k)− ulim(k − 1)
)) (20)
with
satxmaxxmin (x) =

xmin , x < xmin
x , xmin ≤ x ≤ xmax
xmax , x > xmax
(21)
For the observer in Fig. 2 this means that the limited control
signal value ulim(k − 1) has to be used instead of u(k −
1). In Fig. 7, the structure of a complete control loop with
discrete-time ADRC and its components controller, observer
and limiter is shown.
For the incremental implementation of ADRC introduced
in Sect. III, however, additional measures have to be taken
to maintain the controller performance while allowing a
magnitude- and/or rate-limited control signal, e. g. when using
∆u(k)
z−1
ulim(k)
∆umaxmin u
max
min
Fig. 8. Discrete-time magnitude and rate limiting integrator.
KP
b0
r(k)
z−1
wT
∆xˆ(k)
− −
ulim(k−1)
z−1
−
z−1−
∆u(k)
Fig. 9. Discrete-time control law (22) with incremental output and feedback
of the magnitude- and/or rate-limited control signal.
a limiting integrator such as Fig. 8 instead of (19). More pre-
cisely, one must ensure that the stationary value of the control
signal u necessary for compensating the control error can be
reached even when being reconstructed from a summation of
limited ∆u-values that will differ from the unlimited values
computed by (18).
In other words, the desired control signal value computed
before the limitation is being applied should not be forgotten.
To ensure this, (18) is extended by a new carry-over term that
represents the difference between the desired value of ∆u at
time k − 1 and the actual difference value of the magnitude-
and/or rate-limited control signal ∆ulim(k − 1):
∆u(k) =
KP
b0
·∆r(k)−wT ·∆xˆ(k)
+ (∆u(k − 1)−∆ulim(k − 1))
(22)
with
∆ulim(k − 1) = ulim(k − 1)− ulim(k − 2) (23)
In Fig. 9 the modified control law (22) for incremental
ADRC with limiter case is shown. In (22), the magnitude
and/or rate limitation is being modelled as follows:
ulim(k) = sat
umax
umin
(
ulim(k − 1) + sat∆umax∆umin (∆u(k))
)
(24)
As a summary, the complete structure of a control loop with
discrete-time incremental ADRC and a magnitude/rate-limited
control signal is shown in Fig. 10.
V. BUMPLESS TRANSFER
Apart from the actual controller performance, there are
other important features that should be present in a robust
practical implementation of a controller, which can be sub-
sumed as bumpless transfer: Jumps in the control signal should
be avoided when enabling a controller (i .e. switching from
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z−1
ulim(k)
∆umaxmin u
max
min
KP
b0
r(k)
z−1
wT
− −
∆xˆ(k)
z−1
−
z−1−
Controller LESO
BESO
AESO−I z−1
xˆ(k)
∆xˆ(k)
Process
y(k)
Observer
∆u(k)
ulim(k−1)
Limiting
Integrator
∆ulim(k−1)
Fig. 10. Structure and implementation of a control loop based on discrete-time
incremental ADRC with magnitude and rate limitation.
manual mode to automatic control), when switching between
different controllers, or when changing parameters while the
controller is enabled.
As the third novel contribution of this article, the behaviour
of discrete-time ADRC will be examined in the following with
regard to these features. The necessary measures in order to
achieve bumpless transfer will be presented for all flavours
of discrete-time ADRC presented in this article, i. e. the
four possible combinations of incremental vs. non-incremental
implementation (cf. Sect. III) and lag-reduced vs. standard
form of the observer and state variables (cf. Sect. II-D).
The guidelines for bumpless transfer presented in this sec-
tion assume that changes are performed in a stationary state
while r = y holds, but can also be extended for changes
during transients. One main principle is to adjust the estimated
disturbance in order to keep the control signal value constant.
A. Enabling the ESO
Since ADRC is built on an observer, the control law cannot
be executed before the observer is enabled. For all variants of
discrete-time ADRC presented in this paper, the observer can
be enabled simply by executing the respective update equation
of the observer for the first time.
Preferably, the observer should be enabled some time before
the controller computes its first control signal value, such
that the estimation can reach a steady state. To speed up this
procedure or when the observer may be enabled only together
with the actual controller, the initial value of the state vector
xˆ(k − 1) may be initialised with the process output y(k − 1)
and the control signal u(k − 1), for example in the second-
order case:
xˆ(k − 1) = (y(k − 1) 0 −b0 · u(k − 1))T (25)
If the lag-reduced form of the state variables is being used,
the transformation must be applied to the initial value:
x˜(k − 1) = T−1 · (y(k − 1) 0 −b0 · u(k − 1))T
=
(
KP
b0
· y(k − 1) 0 −u(k − 1)
)T
(26)
Both (25) and (26) assume to be used at time k directly
before executing the update equation of the observer (i. e. (7),
(13) or (16) depending on the ADRC variant) for the first time.
B. Enabling the Controller
For the non-incremental variants of ADRC, the controller
can be enabled at any time, provided the observer has been
enabled before or, at the latest, jointly with the control law.
For the incremental variants, however, the observer should be
enabled before the controller and the value ∆u(k − 1) (cf.
Fig. 9) has to be set up with an initial value as follows:
∆u(k−1) = KP
b0
·r(k−1)−wT ·xˆ(k−1)−ulim(k−2) (27)
From (27) it becomes apparent that the values r(k − 1),
xˆ(k − 1) and ulim(k − 2) must be made available at time k.
ulim(k − 2) is the actual (limited) value of the control action
at time k − 2, i. e. before enabling the ADRC control law. It
may either contain a manually set value (when switching from
manual mode to ADRC) or stem from other controllers (when
switching between different control laws).
(27) applies to incremental ADRC with transformed state
variables according to Sect. II-D as well, only (12) has to be
applied for wT instead of (5) when using transformed state
variables x˜ instead of xˆ.
Similar to Sect. V-A, we assume that the initialisation with
(27) is performed at time k directly before computing the first
value of the control action.
C. Parameter Changes
In this section, changes to the ADRC parameters will be
treated in three separate groups:
• changes to the plant model, i. e. changing b0,
• changes to the observer, i. e. moving the observer poles,
and
• changes to the control law, i. e. moving the closed-loop
poles by changing KP and/or KD.
In the following, values of parameters and variables prior to
the parameter change will be denoted by an “old” superscript.
Also, as in Sect. V-A and Sect. V-B, it is assumed that
parameter changes are performed at time k, and the neces-
sary computations (if any) as described in the following are
carried out directly before running the observer and controller
equations for time k.
1) Moving the closed-loop poles: For the ADRC variants
with transformed state variables, the transformation matrix
T−1 has to be populated with the new values of KP and/or
KD, cf. (15). Due to this change, the observer matrices and
the state variables have to be retransformed as follows:
A˜ESO =
(
T−1 · T old) ·AoldESO · (T−1 · T old)−1
B˜ESO =
(
T−1 · T old) ·BoldESO
L˜ESO =
(
T−1 · T old) ·LoldESO
x˜(k − 1) = (T−1 · T old) · x˜old(k − 1)
(28)
With a small simplification, one can express T−1 ·T old e. g.
for the second-order case as:
T−1 · T old =
KP/KoldP 0 00 KD/KoldD 0
0 0 1

For incremental ADRC variants, ∆u(k − 1) has to be
recomputed additionally, again using (27).
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2) Moving the observer poles: When choosing a new
common location for the observer poles, the observer gain
matrix LESO = Lc has to be updated according to (10),
followed by updating AESO and BESO as given in (8).
For ADRC variants with transformed state variables, these
updated matrices have to be turned into their transformed
counterparts A˜ESO, B˜ESO and L˜ESO via (14).
3) Changing the plant model: Changing b0 leads to new
values for Bd (cf. (6)) and BESO (cf. (8)). It can be shown
that updating Bd and BESO can be done by applying a scaling
factor b0/bold0 :
Bd =
(
b0/b
old
0
) ·Boldd
BESO =
(
b0/b
old
0
) ·BoldESO (29)
For the ADRC variants with transformed state variables,
changing b0 also results in a different transformation matrix
T−1 according to (15). In these cases, the observer matrices
A˜ESO, B˜ESO and L˜ESO have to be updated via (14). However,
changing b0 only results in a scaling factor (T−1 · T old =
bold0 /b0). The influence of b0 on A˜ESO and B˜ESO is cancelled
out. Therefore it is sufficient to rescale L˜ESO and the state
vector:
L˜ESO =
(
bold0 /b0
) · L˜oldESO
x˜(k − 1) = (bold0 /b0) · x˜old(k − 1) (30)
In order to keep the influence of the disturbance cancellation
constant, the last element of the state vector (i. e. the second
element in the first-order case and the third element in the
second-order case) has to be scaled in the opposite manner:
xˆ2/3(k − 1) =
(
b0/b
old
0
) · xˆold2/3(k − 1) (31)
(31) also applies to the variants with transformed state vari-
ables, and therefore partially reverses the scaling performed
with (30) in order to keep x˜2/3(k − 1) constant.
Finally, ∆u(k − 1) has to be adjusted for the incremental
ADRC variants, again using (27).
VI. EXAMPLES
The aim of this section is to demonstrate the various aspects
of a modified practical ADRC implementation as introduced
in sections III, IV and V in a visually intuitive manner.
All experiments in this section are being carried out with a
simulated plant and a discrete-time ADRC implementation.
As an example from the field of power electronics, a buck
converter in peak current-mode control will be examined.
ADRC will be employed for the outer voltage loop. A model
for this plant, which will be used for the simulations in this
section, can be found in [21]. It is given as follows, with vo
being the output voltage of the converter and ic the reference
peak current value of the current loop:
vo(s)
ic(s)
= K ·R · (1 + sRESRC)
(1 + sKRC) ·
(
1 +
s
ωnQ
+
s2
ω2n
) (32)
with K =
1
1 + RLωnQ
and ωn =
pi
TSwitch
=
pi
TSample
The parameters of the converter are L = 1 mH, C = 20µF,
RESR = 10 mΩ, R = 100 Ω, with an input voltage of 400 V
0 20 40 60 80
0
100
200
300
Reference r Output y [V]
0 20 40 60 80
0
1
2
3
4
5
Time [ms]
Control signal u [A]
Fig. 11. Example A: Rate limitation of the control signal u (enabled at t =
40 ms). Controller, observer and limits are parameterised to make the effect
of rate limitation (∆umax = 1 A/ms) clearly visible. Note that transients
down to a lower voltage are slower since the output capacitor of the converter
cannot be actively discharged.
and a nominal output voltage of 250 V. It is assumed that the
slope compensation in the current loop is chosen such that
Q = 1 holds, cf. [21].
Analysing the poles and zeros of the plant reveals that it is
dominated by a first-order low-pass behaviour, which calls for
the first-order case of ADRC. All that needs to be known for
ADRC is b0, which can be obtained according to Sect. II-A
from the DC gain and the dominant time constant as follows:
b0 =
KR
KRC =
1
C . This is a major simplification for the user
compared to the modelling effort traditionally needed for the
controller design for this plant [22].
The discrete-time controller (with Tsample = 10µs, corre-
sponding to a switching frequency of the converter of 100 kHz)
is parameterised according to Sect. II-C for a closed-loop
settling time Tsettle = 2 ms, and the observer poles are placed
with kESO = 5. The control signal, i. e. the peak current
reference value, will be limited to the interval [0 A, 5 A].
In order to make the effect of measurement noise on the
control signal visible, normally distributed measurement noise
(standard deviation σ = 1 V) is added to the simulated
converter output voltage.
A. Rate Limitation
In this first experiment, the effect of a rate limitation of the
control signal will be demonstrated. To that end, a reference
trajectory is being followed twice in the simulation results
presented in Fig. 11, once without and once with enabled
rate limitation. Here, a rather strong rate limitation of 1 A/ms
(maximum allowed increase/decrease of the converter’s peak
current) was chosen to clearly demonstrate the effect on both
the closed-loop dynamics as well as the control signal. Even
the influence of measurement noise on the control signal is
attenuated, without impacting the stability of the control loop.
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Fig. 12. Example B: Bumpless transfers from manual mode (in stationary
state) to ADRC at t = 20 ms and t = 40 ms. From t = 30 ms to t =
40 ms, both controller and observer are disabled again. For the first transfer,
the observer was enabled before at t = 10 ms. For the second transfer at
t = 40 ms, both observer and controller are enabled jointly according to
Sect. V-A and Sect. V-B. Note that practically no settling time is required for
the state variables due to their initialisation as proposed in Sect. V-A.
B. Bumpless Transfer to ADRC
Enabling a controller in a bumpless manner is another
important aspect for a practical implementation. As shown in
Sect. V-A and Sect. V-B, bumpless transfer from manual mode
to ADRC is almost trivial and requires very few steps.
In the experiment presented in Fig. 12, the procedure of
enabling ADRC was performed twice. At all times, the con-
verter was in a stationary state at 250 V output voltage. At first,
the procedure was explicitely splitted in two phases (enabling
the observer and then the actual control law). Then, after
switching back to manual mode, both observer and controller
were enabled at the same time. As expected, no bumps occur
in the control signal or the process output in Fig. 12 if r = y
holds when enabling the controller. Enabling the observer
before the controller is recommended if the transfer does not
take place in a stationary state.
C. Bumpless Switch Between Incremental Control Laws
An important feature of an incremental controller imple-
mentation is that one can easily switch between different
control laws while avoiding jumps in the control signal.
Similar to transferring from manual mode to ADRC, one
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Fig. 13. Example C: Bumpless transfers between incremental PI control and
incremental ADRC as described in Sect. III. The transfers take place both in
a stationary state (at t = 20 ms and t = 30 ms) as well as during a transient
(at t = 60.5 ms). The PI control loop is deliberately parameterised for some
overshoot to make the change in control loop behaviour more visible.
only has to follow the few steps described in Sect. V-A and
Sect. V-B when switching from a different control law to
incremental ADRC.
In this experiment, switching from manual mode to in-
cremental PI control followed by switching to incremental
ADRC (and back) will be demonstrated, both in a stationary
state and during a transient. Both controllers operate using a
common limiting integrator as depicted in Fig. 8. The results
are presented in Fig. 13 and confirm the expected smooth
transition under these conditions.
D. Bumpless Parameter Changes
As a final experiment, bumpless changes in the controller
and observer parameters according to the guidelines developed
in Sect. V-C will be demonstrated. While the control loop is
required to follow a series of reference signal steps as shown in
Fig. 14, the observer bandwidth is reduced by 50 %, resulting
in a less noisy control signal and state estimates as well as
a slightly degraded controller performance. Subsequently, the
closed-loop poles are moved for a slower response, and finally
both controller and observer parameters are reset to their initial
values simultaneously. As expected, no jumps are visible in
the state estimates and in the control signal if these parameter
changes are performed when r = y holds.
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Fig. 14. Example D: Performing bumpless parameter changes according
to Sect. V-C. At t = 20 ms the observer bandwidth is reduced by 50 %.
From t = 40 ms, the controller is adjusted for a 400 % increased closed-loop
settling time. At t = 60 ms, all parameters are set back to their initial values.
VII. CONCLUSION
This article covered different aspects of discrete-time ADRC
that can be very important in a practical implementation, but
are often overlooked in theoretical studies. Firstly, a novel in-
cremental form of discrete-time ADRC was introduced, which
can be seamlessly integrated with other incremental control
algorithms or be used for actuators with integral behaviour.
Secondly, means of limiting the ADRC control signal magni-
tude and/or rate are given. Especially rate limitation is feature
rarely found in common controllers and novel to ADRC, but
can provide benefits such as guaranteed rise times for the
control signal after reference or disturbance steps. A third
part revolves around the notion of bumpless changes to the
controller, i. e. enabling the controller or performing parameter
changes while preventing jumps in the control signal.
With this contribution, the ADRC concept has been
strengthened with features that can be essential in an industrial
setting. Practitioners are now enabled to implement non-
incremental or incremental variants of discrete-time ADRC
with or without limitations in the control signal, and perform
bumpless changes to the controller and its parameters.
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